

Client's ref. : A03022/
Our ref: 0611-10007-usf/Cherry

TITLE

LIQUID CRYSTAL DISPLAY DEVICE AND FABRICATION METHOD THEREOF

BACKGROUND OF THE INVENTION

Field of the Invention

5 The invention relates to a liquid crystal display (LCD) device and more particularly to an LCD device with a non-symmetric design for a space between a data bus line and a pixel electrode in order to effectively prevent a disclination effect generated in a liquid crystal reverse
10 region.

Description of the Related Art:

 Liquid crystal display (LCD) devices are a well-known form of flat panel display with advantages of low power consumption, light weight, thin profile and low driving
15 voltage. Liquid crystal molecules change their orientations and photo-electronic effects when an electrical field is applied. In an LCD display region, an array of pixel regions is patterned by horizontally extended scanning bus lines and vertically extended data bus lines. For a TFT-LCD
20 device, each pixel region has a thin film transistor (TFT) and a pixel electrode, in which the TFT serves as a switching device. The conventional electrode array design for a TFT-LCD device, however, has the disadvantage of the so-called Mura phenomenon caused by a disclination effect.
25 The Mura phenomenon is considered a push Mura area with light strips which are visible on the LCD screen and detectable in gray scale.

Client's ref. :A03022/
Our ref: 0611-10007-usf/Cherry

The disclination effect is caused by a strong lateral direction electrical field between the pixel electrode and the data bus line, resulting in a light leakage area. In order to eliminate the disclination effect, a transparent
5 insulating film with a thickness of $1\mu\text{m}$ or more is interposed between the data bus line and the pixel electrode, and the space between two adjacent pixel electrodes is narrowed to reach $2\sim 5\mu\text{m}$ to overlap the periphery of the data bus line. This electrode array
10 design, however, causes problems of coupling capacitance and cross talk between the pixel electrode and the data bus line.

Currently, two approaches to the disclination effect have been developed, in which one is to keep a sufficient
15 space between the pixel electrode and the data bus line, and the other one is to employ a BM (black matrix) pattern for shielding the light leakage area. FIG. 1 is a plane view illustrating an electrode array of a conventional TFT-LCD device. FIG. 2 is a cross-section along line 1-1 of FIG. 1
20 illustrating the space between the data bus line and the pixel electrode. A TFT-LCD device 10 comprises an upper glass substrate 12, a lower glass substrate 14 and an LC layer 16 interposed therebetween. The upper glass substrate 12 comprises a color filter (CF) layer 18, a black matrix
25 (BM) layer 20 and a common electrode layer 22. The lower glass substrate 14 comprises a plurality of horizontally extended scanning bus lines 24 and a plurality of vertically extended data bus lines 26 which are perpendicularly arranged in a matrix form to define a plurality of pixel
30 areas 28. Each of the pixel areas 28 comprises a TFT device

Client's ref. : A03022/
Our ref: 0611-10007-usf/Cherry

30, a pixel electrode layer 32 and a pair of light-shielding layers 34.

First, a first metal layer is deposited and patterned as the light-shielding layers 34 and the scanning bus lines 24, and then a gate insulating layer 25 is deposited thereon. Next, a second metal layer is deposited and patterned as the data bus lines 26, and then a passivation layer 27 is deposited on the data bus lines 26 and the gate insulating layer 27. Next, a transparent conductive layer is deposited and patterned as the pixel electrode layer 32. In addition, the BM layer 20 overlap the TFT device 30, the light-leakage gap between the scanning bus line 24 and the periphery of the pixel electrode layer 32, and the light-leakage gap between the data bus line 26 and the periphery of the pixel electrode layer 32. Also, the BM layer 20 may fully overlaps the light-shielding layers 34.

In FIG. 1, the light-shielding layer 34 extends along the data bus line 26 without connecting the scanning bus line 24 and is positioned in a space between the data bus line 26 and the periphery of the pixel electrode layer 32. Preferably, in the first pixel area 28I, the first light-shielding layer 34I is positioned in a first space between the first data bus line 26I and the periphery of the first pixel electrode layer 32I, and the second light-shielding layer 34II is positioned in a second space between the second data bus line 26II and the periphery of the first pixel electrode layer 32I. Also, the first-shielding layer 34I is partially overlapped by the periphery of the first pixel electrode layer 32I, and the second-shielding layer

34II is partially overlapped by the periphery of the first pixel electrode layer 32I.

In FIG. 2, using the first data bus line 26I as the criterion, a symbol " S_1 " indicates a first space between the first data bus line 34I and the periphery of the first pixel electrode layer 32I within the first pixel area 28I, and a symbol " S_2 " indicates a second space between the first data bus line 26I and the periphery of the second pixel electrode layer 32I within the second pixel area 28II. According to a symmetric design, the first space S_1 is equal to the second space S_2 , approximately $3.5\mu\text{m}$. Also, a symbol " W_1 " indicates a first overlapping width between the BM layer 20 and the first light-shielding layer 34I, and a symbol " W_2 " indicates a second overlapping width between the BM layer 20 and the second light-shielding layer 34II. According to a symmetric design, the first overlapping width W_1 is equal to the second overlapping width W_2 , approximately $6.0\mu\text{m}$.

In order to prevent the disclination effect, the conventional TFT-LCD device 10 employs the sufficient space S_1 or S_2 to minimize the coupling capacitance and the electrical field between the data bus line 26 and the periphery of the pixel electrode layer 32. The symmetric design rule for the spaces S_1 and S_2 , however, is ineffective because the disclination level in the first space S_1 is different from that in the second space S_2 in accordance with a rubbing direction and the LC molecule rotation. FIG. 3 is a plane view illustrating the disclination level in the first space S_1 and the second space S_2 . An arrow 36 indicates a rubbing direction on an alignment film, an arrow 38 indicates an LC rotating

direction, and the character 40 indicates an LC molecule. When an outer voltage is applied to the TFT-LCD device 10, the LC molecules 40 arise in a pretilt direction in accordance with the rubbing direction 36. When a strong
5 lateral electrical field between the pixel electrode layer 32 and the data bus line 26 is generated in reverse to the pretilt direction, the LC molecule 40 is oriented to the direction of the lateral electrical field to reach a reverse tilt state, resulting in a disclination effect at a boundary
10 between the normal tilt region and the reverse tilt region. In particular when the rubbing direction 36 is at a 45° angle to the X axis, the LC molecule 40I adjacent to the first space S_1 always rotates to the reverse tilt state, thus the disclination effect adjacent to the first space S_1
15 is more serious than that adjacent to the second space S_2 . Based on the symmetric design for the first space S_1 and the second space S_2 , a larger space between the data bus line 26 and the periphery of the pixel electrode layer 32 is required to solve the disclination effect found in the first
20 space S_1 , but an accompanying problem of increased light leakage occurs.

SUMMARY OF THE INVENTION

Accordingly, an object of the present invention is to provide an LCD device with a non-symmetric design for a
25 space between a pixel electrode and a data bus line in order to effectively prevent a disclination effect generated in a liquid crystal reverse region.

According to the object of the invention, a liquid crystal display device comprises a first substrate, a second substrate and a liquid crystal layer formed therebetween. A plurality of scanning bus lines and a plurality of data bus lines are perpendicularly arranged in a matrix form to define a plurality of pixel areas. A plurality of TFT devices is formed in the plurality of pixels, respectively. A plurality of pixel electrode layers is formed in the plurality of pixels, respectively. In each pixel area, the pixel electrode layer is formed between a first data bus line and a second data bus line, and a first space between the first data bus line and the periphery of the pixel electrode layer is different from a second space between the second data bus line and the periphery of the pixel electrode layer.

DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and thus not intended to be limitative of the present invention.

FIG. 1 is a plane view illustrating an electrode array of a conventional TFT-LCD device.

FIG. 2 is a cross-section along line 1-1 of FIG. 1 illustrating the space between the data bus line and the pixel electrode.

FIG. 3 is a plane view illustrating the disclination level in the first space and the second space.

FIG. 4 is a plane view illustrating an electrode array of a TFT-LCD device according to the first embodiment of the present invention.

FIG. 5 is a cross-section along line 4-4 of FIG. 4 illustrating the non-symmetric design for the data bus line and the pixel electrode.

FIG. 6 is a cross-section illustrating a non-symmetric design according to the second embodiment of the present invention.

FIG. 7 is a cross-section illustrating a non-symmetric design according to the third embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

First Embodiment

FIG. 4 is a plane view illustrating an electrode array of a TFT-LCD device according to the first embodiment of the present invention. FIG. 5 is a cross-section along line 4-4 of FIG. 4 illustrating the non-symmetric design for the data bus line and the pixel electrode.

A TFT-LCD device 50 comprises an upper substrate 52, a lower substrate 54 and an LC layer 56 interposed therebetween. Preferably, the upper substrate 52 and the lower substrate 54 are glass substrates and opposed to each other in parallel. The upper substrate 52 comprises a color filter (CF) layer 58, an opaque layer 60, a common electrode layer 62 and an upper alignment film 78I with a rubbing direction 76. Preferably, the opaque layer 60 is a black matrix (BM) layer.

The lower substrate 54 comprises a plurality of horizontally extended scanning bus lines 64 and a plurality of vertically extended data bus lines 66 which are perpendicularly arranged in a matrix form to define a plurality of pixel areas 68. Each of the pixel areas 68 comprises a TFT device 70, a pixel electrode layer 72 and a pair of light-shielding layers 74. In addition, the opaque layer 60 overlaps the TFT device 70, the light-leakage gap between the scanning bus line 64 and the periphery of the pixel electrode layer 72, and the light-leakage gap between the data bus line 66 and the periphery of the pixel electrode layer 72. Also, the opaque layer 60 may partially or fully overlap the light-shielding layer 74 in accordance with the non-symmetric design rule of the first embodiment.

The fabrication method for an electrode array on the lower substrate 54 is now described. First, a first metal layer is deposited and patterned as the light-shielding layers 74 and the scanning bus lines 64, and then a gate insulating layer 65 is deposited thereon. Next, a second metal layer is deposited and patterned as the data bus lines 66, and then a passivation layer 67 is deposited on the data bus lines 66 and the gate insulating layer 65. Next, a transparent conductive layer (such as an ITO layer) is deposited and patterned as the pixel electrode layer 72. Finally, a lower alignment film 78II with a rubbing direction 76 is formed on the pixel electrodes layer 72 and the passivation layer 67.

In FIG. 4, the light-shielding layer 74 extends along the data bus line 66 without connecting the scanning bus line 64 and is positioned in a space between the data bus

line 66 and the periphery of the pixel electrode layer 72. Preferably, in the first pixel area 68I, the first light-shielding layer 74I is positioned in a first space between the first data bus line 66I and the periphery of the first pixel electrode layer 72I, and the second light-shielding layer 74II is positioned in a second space between the second data bus line 66II and the periphery of the first pixel electrode layer 72I. Moreover, in accordance with the non-symmetric design rule of the first embodiment, the first-shielding layer 74I or the second-shielding layer 74II may be partially overlapped by the periphery of the first pixel electrode layer 72I. Alternatively, the first-shielding layer 74I or the second-shielding layer 74II may not be overlapped by the periphery of the first pixel electrode layer 72I.

In FIG. 5, using the first data bus line 66I as the criterion, a symbol " S_1 " indicates a first space between the first data bus line 64I and the periphery of the first pixel electrode layer 72I within the first pixel area 68I, and a symbol " S_2 " indicates a second space between the first data bus line 66I and the periphery of the second pixel electrode layer 72II within the second pixel area 68II. According to a non-symmetric design for the TFT-LCD device 50, the first space S_1 of 3~5 μm and the second space S_2 of 3~5 μm satisfy the formula: $S_1 \neq S_2$. Especially when an included angle between the rubbing direction 76 and the data bus line 66 is 40~50 degrees, the first space S_1 between the first data bus line 66I and the periphery of the first pixel electrode layer 72I is a liquid crystal reverse region, and the second space S_2 between the first data bus line 66I and the

periphery of the second pixel electrode layer 72II is a liquid crystal non-reverse region. Thus, the first space S_1 and the second space S_2 satisfy the formula: $S_1 > S_2$, in which the first space S_1 is preferably 4~5 μm , and the second space
5 S_2 is preferably 2~3 μm .

Also, a symbol " W_1 " indicates a first overlapping width between the opaque layer 60 and the first light-shielding layer 74I, and a symbol " W_2 " indicates a second overlapping width between the opaque layer 60 and the second light-
10 shielding layer 74II. The first embodiment provides a symmetric design for the first overlapping width W_1 and the second overlapping width W_2 , thus the first overlapping width W_1 of 5~7 μm and the second overlapping width W_2 of 5~7 μm satisfy the formula: $W_1 = W_2$. Preferably, the first
15 overlapping width W_1 is preferably 6 μm , and the second overlapping width W_2 is 6 μm .

Compared with the conventional symmetric design rule for the spaces S_1 and S_2 , the present invention provides a non-symmetric design for the spaces S_1 and S_2 to effectively
20 prevent the disclination effect from the different disclination levels in the first space S_1 and the second space S_2 . Particularly, the first space S_1 larger than the second space S_2 can solve the serious disclination effect in the liquid crystal reverse region without increasing light
25 leakage by enlarging the first space S_1 and the second space S_2 at the same time.

Second Embodiment

FIG. 6 is a cross-section illustrating a non-symmetric design according to the second embodiment of the present
30 invention.

The elements in the second embodiment are substantially similar to that of the first embodiment, with the similar portions omitted herein. One dissimilar portion is a non-symmetric design for the first overlapping width W_1 and the
5 second overlapping width W_2 , and the other one dissimilar portion is a symmetric design for the first space S_1 and the second space S_2 . According to a non-symmetric design for the first overlapping width W_1 and the second overlapping width W_2 , the first overlapping width W_1 of 4~8 μm and the
10 second overlapping width W_2 of 4~8 μm satisfy the formula: $W_1 \neq W_2$. Especially when an included angle between the rubbing direction 76 and the data bus line 66 is 40~50 degrees, the first space S_1 is a liquid crystal reverse region, and the second space S_2 is a liquid crystal non-
15 reverse region, thus the first overlapping width W_1 and the second overlapping width W_2 satisfy the formula: $W_1 > W_2$, in which the first overlapping width W_1 is preferably 6.5~7.5 μm and the second overlapping width W_2 is preferably 4.5~5.5 μm . With regard to the symmetric design for the first space S_1
20 and the second space S_2 , the first space S_1 of 3~5 μm and the second space S_2 of 3~5 μm satisfy the formula: $S_1 = S_2$. Preferably, the first space S_1 is 3.5 μm , and the second space S_2 is 3.5 μm .

Compared with the conventional symmetric design rule
25 for the overlapping widths W_1 and W_2 , the present invention provides a non-symmetric design for the overlapping widths W_1 and W_2 to effectively prevent the disclination effect from the different disclination levels in the first overlapping width W_1 and the second overlapping width W_2 .
30 Particularly, the first overlapping width W_1 larger than the

second overlapping width W_2 can solve the serious disclination effect in the liquid crystal reverse region without reducing an aperture ratio by enlarging the overlapping widths W_1 and W_2 at the same time.

5 Third Embodiment

FIG. 7 is a cross-section illustrating a non-symmetric design according to the third embodiment of the present invention.

The elements in the third embodiment are substantially
10 similar to that of the first embodiment and the second embodiment, with the similar portions omitted herein. The third embodiment combines the non-symmetric design for the spaces S_1 and S_2 and the non-symmetric design for the overlapping widths W_1 and W_2 to achieve the advantageous
15 described in the first embodiment and the second embodiment.

According to the non-symmetric design for the spacings S_1 and S_2 , the first space S_1 of 3~5 μm and the second space S_2 of 3~5 μm satisfy the formula: $S_1 \neq S_2$. Especially when an included angle between the rubbing direction 76 and the data
20 bus line 66 is 40~50 degrees, the first space S_1 and the second space S_2 satisfy the formula: $S_1 > S_2$, in which the first space S_1 is preferably 4~5 μm and the second space S_2 is preferably 2~3 μm . According to the non-symmetric design for the overlapping widths W_1 and W_2 , the first overlapping
25 width W_1 of 4~8 μm and the second overlapping width W_2 of 4~8 μm satisfy the formula: $W_1 \neq W_2$. Especially when an included angle between the rubbing direction 76 and the data bus line 66 is 40~50 degrees, the first overlapping width W_1 and the second overlapping width W_2 satisfy the formula:
30 $W_1 > W_2$, in which the first overlapping width W_1 is preferably

Client's ref. :A03022/
Our ref: 0611-10007-usf/Cherry

6.5~7.5 μ m and the second overlapping width W_2 is preferably 4.5~5.5 μ m.

Compared with the conventional symmetric design rule for the spacings S_1 and S_2 as well as the conventional
5 symmetric design rule for the overlapping widths W_1 and W_2 , the present invention provides a non-symmetric design for the spacings S_1 and S_2 as well as a non-symmetric design for the overlapping widths W_1 and W_2 to effectively prevent the disclination effect from the different disclination levels
10 at opposite sides of the data bus line 66. This solves the serious disclination problem in the liquid crystal reverse region without deteriorating light leakage and sacrificing aperture ratio.

While the invention has been described by way of
15 example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore,
20 the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.